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Chundong Wang, Gunavaran Brihadiswarn, Xingbin Jiang, and Sudipta Chattopadhyay
Abstract—Several B+-tree variants have been developed to exploit the performance potential of byte-addressable non-volatile
memory (NVM). In this paper, we attentively investigate the properties of B+-tree and find that, a conventional B+-tree node is a linear
structure in which key-value (KV) pairs are maintained from the zero offset of the node. These pairs are shifted in a unidirectional
fashion for insertions and deletions. Inserting and deleting one KV pair may inflict a large amount of write amplifications due to shifting
KV pairs. This badly impairs the performance of in-NVM B+-tree. In this paper, we propose a novel circular design for B+-tree. With
regard to NVM’s byte-addressability, our Circ-tree design embraces tree nodes in a circular structure without a fixed base address, and
bidirectionally shifts KV pairs in a node for insertions and deletions to minimize write amplifications. We have implemented a prototype
for Circ-Tree and conducted extensive experiments. Experimental results show that Circ-Tree significantly outperforms two
state-of-the-art in-NVM B+-tree variants, i.e., NV-tree and FAST+FAIR, by up to 1.6× and 8.6×, respectively, in terms of write
performance. The end-to-end comparison by running YCSB to KV store systems built on NV-tree, FAST+FAIR, and Circ-Tree reveals
that Circ-Tree yields up to 29.3% and 47.4% higher write performance, respectively, than NV-tree and FAST+FAIR.
Index Terms—Persistent Memory, B+-tree, Non-volatile Memory, Crash Consistency
F
1 INTRODUCTION
The next-generation non-volatile memory (NVM) has
DRAM-like byte-addressability and disk-like durability.
Computer architects have proposed to place NVM on the
memory bus alongside DRAM to build persistent memory [1],
[2], [3], [4]. However, the write latency of NVM technologies
is generally longer than that of DRAM [5], [6], [7], [8]. More-
over, to guarantee crash consistency of data maintained
in NVM demands the execution of cache line flush and
memory fence, as the CPU or the memory controller may
alter the writing order of multiple writes from CPU cache to
memory [8], [9], [10], [11], [12], [13]. Despite being effective
in preserving a desired writing order, the usage of cache
line flushes and memory fences incurs further performance
overhead for in-NVM data structures.
B+-tree, as one of the critical building blocks for com-
puter systems, has been tailored to persistently store and
manage key-value (KV) pairs in NVM [8], [9], [14], [15],
[16], [17]. These in-NVM B+-tree variants attempt to guaran-
tee crash consistency with minimal performance overheads
through either managing unsorted KV pairs of a node in
an append-only fashion [9], [15], [16], or leveraging ar-
chitectural supports to orderly shift sorted KV pairs with
the reduction of cache line flushes [8]. Despite employing
different techniques, all these works inherit an important
property from standard B+-tree: their tree nodes are or-
ganized in a linear structure that starts at the zero offset
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and spans over a contiguous space. In particular, for a
B+-tree with sorted KV pairs, inserting and deleting a KV
pair always shift keys in a unidirectional fashion, i.e., to the
right for insertion and to the left for deletion, given keys in
ascending order. Assuming that the KV pair under insertion
is with the smallest key of a node, all existing KV pairs in
the node have to be shifted. Consequently, a large amount of
memory writes with cache line flushes and memory fences
are to take place.
B+-tree has been used since the era of hard disk. The
linear tree node is perfectly favored by a hard disk which
rotates a magnetic head to sequentially write and read data.
However, the byte-addressability entitles NVM the very
access flexibility on manipulating data structures stored in
it. To this end, we propose a novel circular tree node and
design a Circ-Tree for NVM based on our proposed node
structure. The main ideas of Circ-Tree are summarized as
follows.
• Circ-Tree organizes sorted KV pairs in a circular node
structure that has no fixed base address. Upon an
insertion or deletion, Circ-Tree shifts existing KV pairs
of a node in a bidirectional manner.
• Circ-Tree decides whether to shift to the left or to the
right for an insertion or deletion by considering which
direction would generate fewer shifts of existing KV
pairs. This is to reduce memory writes to NVM via
cache line flushes and memory fences.
With the novel circular design, Circ-Tree reduces write
amplifications caused by shifting KV pairs while retaining
good read performance with respect to sorted KV pairs. We
have designed and implemented a prototype of Circ-Tree
and performed extensive experiments. Evaluation results
show that the write performance of Circ-Tree can be up to
1.6× and 8.6× that of NV-tree and FAST+FAIR, respectively.
We have also built KV store systems with three B+-
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tree variants (i.e., Circ-Tree, NV-Tree, and FAST+FAIR) to
observe their end-to-end performances. With YCSB [18],
Circ-tree yields 29.3% and 47.4% higher write performance
than NV-tree and FAST+FAIR, respectively, with all of them
directly committing large values into NVM.
The remainder of this paper is organized as follows. In
Section 2, we brief the background of NVM and state-of-
the-art B+-tree variants for NVM. We show a motivating
example in Section 3. We detail the design of Circ-Tree in
Section 4 and Section 5. We present evaluation results in
Section 6 and conclude this paper in Section 7.
2 BACKGROUND AND RELATED WORKS
NVM technologies, such as spin-transfer torque RAM (STT-
RAM), phase change memory (PCM), and 3D XPoint, have
become prominent with DRAM-like byte-addressability and
disk-like durability. Compared to DRAM, NVM generally
has asymmetrical write/read speeds, especially with longer
write latencies [5], [7], [8], [9], [19], [20].
One way to incorporate NVM in a computer system
is to build persistent memory by putting NVM alongside
DRAM on the memory bus. Though, new challenges emerge
when a data structure is ported from hard disk to persistent
memory that is directly operated by a CPU. First, modern
CPUs mainly support an atomic write of 8B [4], [8], [21],
[22], [23]. In addition, the exchange unit between CPU cache
and memory is a cache line that typically has a size of 64B
or 128B. Secondly, for multiple store operations from CPU
cache to memory, the CPU or the memory controller may
perform them in an order differently from the programmed
order. Such reordered writes are detrimental to the crash
consistency of in-NVM data structures. For example, the
allocation of a new object must be completed before the
pointer to the object is recorded. If the writing order is
reversed but a crash occurs, the pointer might turn to be
dangling. Using cache line flushes and memory fences, e.g.,
clflush and mfence in the x86 architecture, is an effective
method to retain a desired writing order. Cache line flush
explicitly flushes a cache line to memory. Memory fence
makes a barrier to regulate that memory operations after
the barrier cannot proceed unless ones before the barrier
complete. However, the execution of cache line flushes and
memory fences incurs performance overheads [8], [9], [10],
[11], [12]. Recently, Intel has introduced new instructions,
i.e., clflushopt and clwb, to replace clflush with re-
duced performance overheads.
Computer scientists have proposed a number of artifacts
for system- and application-level softwares to utilize per-
sistent memory on the memory bus [2], [3], [4], [6], [7],
[12], [20], [22], [24], [25], [26], [27], [28], [29], [30], [31],
[32]. In particular, several in-NVM B+-tree variants have
been developed [8], [9], [14], [15], [16], [17], [33]. CDDS-
Tree keeps all nodes sorted in NVM [14]. It calls cache
line flushes and memory fences while shifting every KV
pairs to orderly write modified data back to NVM. Yang et
al. [9] found that, for CDDS-Tree, the cost of using clflush
and mfence to sort its leaf nodes might take up to 90% of
overall consistency cost. Accordingly they studied the idea
of unsorted tree nodes [33] and proposed NV-tree. NV-tree
only enforces crash consistency to leaf nodes and manages
them in an unsorted fashion. It appends a KV pair to a
leaf node with respective labels for insertion, update and
deletion. However, for every write or read request, NV-tree
has to scan all unsorted KV pairs in a leaf node to determine
the existence of the key under insertion/deletion/search.
Oukid et al. [16] looked into this issue and proposed FPTree.
A leaf node of FPTree includes a hash value for stored keys,
which can be first checked in order to accelerate searching
over unsorted KV pairs.
Hwang et al. [8] reconsidered sorted B+-tree nodes and
proposed FAST+FAIR that exploits the store dependencies
in shifting a sequence of KV pairs in a node on inser-
tion/deletion (e.g., KVi
store−−→ KVi+1,KVi−1 store−−→ KVi,
etc.). Store dependencies impose a natural writing order
among KV pairs and result in reducing the cost of using
cache line flushes and memory fences to forcefully write
back modified KV pairs to NVM [34], [35], [36]. Neverthe-
less, FAST+FAIR still needs to orderly flush dirty cache lines
holding shifted KV pairs to prevent them from being written
to NVM in an altered order.
3 A MOTIVATIONAL EXAMPLE
State-of-the-art B+-tree variants developed for NVM inherit
an important property from the standard B+tree: a B+-tree
node is a linear structure that starts at a fixed base address,
i.e., zero offset, and spans over a contiguous space; as a
result, insertions and deletions onto a B+-tree node always
shift KV pairs in a unidirectional fashion. However, in this
paper, we show that the linear structure of B+-tree can be
logically viewed in a circular fashion with novel operational
strategies. We will first introduce a simple example to illus-
trate the key motivation behind such a design.
Figure 1a shows a linear B+-tree node that keeps keys
in ascending order. Without loss of generality, we assume
that one CPU cache line holds two KV pairs. In Figure 1b,
we insert a KV pair 〈15,&f〉 into the node. Since its key
would be the second smallest of the node, four KV pairs
must be shifted to the right in order to keep the node sorted.
Considering store dependencies in shifting KV pairs, we
need to call three cache line flushes and memory fences.
This is because three cache lines from the zero offset are
modified due to shifting KV pairs and inserting the new
KV pair. In other words, inserting 〈15,&f〉 causes writing
other four KV pairs with flushing three cache lines. When
we delete the smallest key of the node as shown in Figure 1c,
all greater KV pairs must be shifted to the left. Again, three
dirty cache lines are involved in the deletion and they must
be orderly flushed.
The linear structure is well fit for hard disk with a mag-
netic head rotating to write/read data. The byte-addressable
NVM, as directly operated by the CPU, provides an oppor-
tunity to revolutionize the linear node structure for B+-tree.
Let us assume that in Figure 1b we do not shift four greater
KV pairs to the right. Instead we shift the smallest 〈8,&a〉
to the rightmost end of the node and insert 〈15,&f〉 in the
leftmost slot (cf. Figure 1d). By shifting one KV pair, just
the leftmost and the rightmost cache lines are modified and
flushed. As to the deletion in Figure 1c, now that 〈8,&a〉
has been shifted to the rightmost cache line of the node, we
nullify its value to be NULL without shifting any KV pair
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(a) A B+-tree node in the linear structure
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(c) Deletion from a linear node
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(d) Insertion to a circular node
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(e) Deletion from a circular
node
Fig. 1: An Example to Compare Classic Linear B+-tree Node
to Circ-Tree’s Circular Node Design
(cf. Figure 1e) and hence only one cache line needs to be
flushed.
As observed from the preceding example, we transform
the linear node of B+-tree into a circular structure that
supports bidirectional shifting. Such a circular design signif-
icantly reduces write amplifications caused by shifting KV
pairs while retaining sorted B+-tree nodes to support fast
lookup. This is the main motivation driving the design of
our Circ-Tree.
4 TREE NODE WITH CIRCULAR DEIGN
4.1 Circular B+-tree Node
Circ-Tree views a linear node as a circular buffer [37] that no
longer has a fixed base address at the zero offset. Figure 2
instantiates one leaf node (LN) of Circ-Tree. An LN is
composed of two parts, i.e., an array of KV pairs and a node
header. The reason why Circ-Tree separates its tree node into
a header and an array of KV pairs is explained in Section 4.2.
As to the node header, it contains the following items:
1) a pointer (8B) pointing to the array of KV pairs,
2) the current base location (4B),
3) the number of valid keys in the LN (4B),
4) a lock (8B) for concurrent access, and
5) a pointer (8B) pointing to the right sibling LN.
The base location indicates where the smallest key is stored.
The number of keys maintains the boundary of circular
space that is being filled with valid KV pairs. We can use
an 8B atomic write to atomically modify these two items to-
gether as well as either pointer in the node header. Figure 2
also illustrates a logically circular view of the example LN.
An internal node (IN) of Circ-Tree has the same structure
as its LN, except that each IN has an unused key so that the
number of values is always one more than the number of
keys. This is in line with the definition of B+-tree. In the LN,
the value of a KV pair is a pointer to a record where the
actual value is stored. In the IN, the value is a pointer to the
15
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Fig. 2: The Circular Structure of Circ-Tree’s Leaf Node
lower-level IN or LN. Circ-Tree enforces crash consistency
to all INs and LNs and it incorporates strict modification
orders in insertion and deletion for crash recoverablity.
4.2 Optimization for Circular Design
The circular node structure enables Circ-Tree to shift
KV pairs bidirectionally, which can be implemented us-
ing the modulo operation (% is the modulo operator in
C/C++/Python/Java). Let the maximum number of values
that can be stored in a node be N. Assuming that a new
KV pair should be inserted at the i-th offset from the base
location (b), the real position p in the array of KV pairs
would be
p = (b+ i)%N.
The left and right moves by one for the base location would
be (b− 1)%N and (b+ 1)%N, respectively.
In practice, the modulo operation is expensive for a
CPU because it is a form of integer division. As Circ-Tree
frequently and bidirectionally shifts KV pairs for insertions
and deletions, we need an efficient calculation to substitute
modulo operations. We find that, when N is a power of two,
i.e., N = 2m (m > 0), the modulo operation can be reformed
as
p = (b+ i)%N = (b+ i)&(N− 1),
in which & is the bitwise AND operator. For example, given
N = 256, (133 + 165)%256 = (133 + 165)&255 = 42. The
bitwise AND operation is much more CPU-friendly than
the modulo operation. As a result, we organize an array
that has a size in a power of two, e.g., 26, for KV pairs and
is competent for using bitwise AND operation for modulo
calculations. As a CPU cache line usually has a size of 64B
or 128B, we separate the array of KV pairs from the node
header to make the former cache line-aligned and-friendly.
Meanwhile, the node header has an overall size of 32B and
a multiple of it can be fitted in one cache line. This further
improves the CPU cache efficiency of Circ-Tree.
5 SEARCH, INSERTION, & DELETION
5.1 Search
Search is critical for B+-tree because it is essential part of
insertion and deletion. Since Circ-Tree employs a logically
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(b) Searching in the disjointed
space (Case 2)
Fig. 3: An Example of Searching for a Key by Circ-Tree
circular node structure, valid KV pairs of an LN can occupy
either one contiguous space or two segments. Figure 3
exemplifies both possible cases. To avoid cache misses due
to traversing disjointed cache lines as shown in Figure 3b,
Circ-Tree only searches in a contiguous space. First, whether
the distance between locations of the smallest and greatest
keys is positive or negative indicates which case in Figure 3
a node corresponds to. Secondly, with two disjointed seg-
ments, given a key to be searched, e.g., 32 in Figure 3b, Circ-
Tree decides which segment to be searched by comparing
the key under search to the key at the zero offset. Therefore,
as shown in Figure 3a and Figure 3b, Circ-Tree manages
to search only one continuous space in both cases without
jumping between discontinuous cache lines. Circ-Tree can
use either binary or linear search. Because linear search
is more CPU cache-friendly than binary search especially
with short arrays [8], Circ-Tree employs the former in its
implementation.
5.2 Insertion
Algorithm 1 captures the single-threading procedure of
insertion for Circ-Tree with the x86 architecture. Inserting
a new KV pair starts by traversing from the tree root until
reaching the target LN (Line 1). Then Circ-Tree checks if the
current LN is full (Line 2). A full LN is split with the newly-
arrived KV pair (Line 3). Otherwise, Circ-Tree inserts the
new KV pair into the LN (Lines 4 to 42).
Next, Circ-Tree needs to decide the direction to shift KV
pairs (Lines 5). Circ-Tree compares the new key to the key
at the middle position. If the new key is smaller than the
middle one, then the new key is inserted into the logically
smaller half. Shifting to the left incurs fewer KV pairs to be
moved, because shifting to the right surely moves more than
half KV pairs. Circ-Tree starts shifting KV pairs which have
smaller keys than the new key (Line 8) to the left (Lines 7
to 13) until it reaches the first key that is not smaller than
the new key (Line 8). This is the position where the newly-
arrived KV pair is placed (Line 15). When shifting KV pairs
to the left, if Circ-Tree crosses a boundary of cache lines
and enters the next left cache line, it flushes the modified
dirty cache line for consistency and persistency (Lines 11
to 13). After inserting and flushing the new KV pair into the
appropriate position (Lines 18 to 20), the base location of the
LN is moved to the left by one (i.e., ((nh.b− 1) & (N− 1)))
and the number of KV pairs is increased by one (i.e.,
(nh.n + 1)). As Circ-Tree keeps these two items in an 8B
word, it atomically modifies and flushes the 8B to complete
the insertion (Lines 21 to 22). In other words, Circ-Tree
Algorithm 1 Insertion of Circ-Tree (Insert(< k, v >))
Input: A KV pair < k, v > to be inserted
1: Search from the root until the target node header nh and
KV array A//nh has the base location b and the number of KV
pairs n
2: if (nh.n ≥ N) then
3: split(nh, < k, v >); //To split the node with < k, v >
4: else
5: if (k < A[(nh.b+ nh.n
2
)&(N− 1)].key) then
6: for (i := 0; i < nh.n
2
; i := i+ 1) do
7: index := (nh.b+ i) & (N− 1);
8: if (k > A[index].key) then
9: A[(index− 1) & (N− 1)].val := A[index].val;
10: A[(index− 1) & (N− 1)].key := A[index].key;
11: if (A[index] is at the start of a cache line) then
12: Flush_cacheline(&A[index− 1]);
13: end if
14: else
15: break; //Find the appropriate position
16: end if
17: end for
18: A[(nh.b+ i− 1) & (N− 1)].key := k;
19: A[(nh.b+ i− 1) & (N− 1)].val := v;
20: Flush_KV(&A[(nh.b+ i− 1)&N− 1]);
21: Update_b_n(nh, ((nh.b−1) & (N− 1)), (nh.n+1));
22: Flush_b_n(&nh);
23: else
24: for (i := nh.n− 1; i >= nh.n
2
; i := i− 1) do
25: index := nh.b+ i & (N− 1);
26: if (k < A[index].key) then
27: A[(index+ 1) & (N− 1)].val := A[index].val;
28: A[(index+1) & (N− 1)].key := A[index].key;
29: if (A[(index + 1)&(N− 1)] is at the start of
a cache line) then
30: Flush_cacheline(&A[(index+ 1)&(N− 1)]);
31: end if
32: else
33: break; //Find the appropriate position
34: end if
35: end for
36: A[(nh.b+ i+ 1) & (N− 1)].key := k;
37: A[(nh.b+ i+ 1) & (N− 1)].val := v;
38: Flush_KV(&A[(nh.b+ i+ 1)&N− 1]);
39: Update_b_n(nh, NIL, (nh.n+ 1));
40: Flush_b_n(nh);
41: end if
42: end if
leverages this 8B atomic write as the end mark of insertion,
and it is useful in crash recovery.
If the new key falls into the logically greater half, Circ-
Tree shifts KV pairs to the right (Lines 24 to 40). Circ-Tree
moves KV pairs that embrace greater keys than the key to
be inserted, and flushes dirty cache lines where necessary
(Lines 25 to 31). Then it inserts and flushes the newly-
arrived KV pair into the proper location (Lines 36 to 38).
These steps are similar to steps in a left shifting except
that, in the end, only the number of KV pairs needs to be
increased by one (Lines 39 to 40) as the base location does
not change in a right shifting. The increase of the number of
KV pairs is also accomplished with an 8B atomic write.
Figure 4 describes how Circ-Tree deals with an insertion
request into the LN shown in Figure 2. To insert the new KV
pair 〈22,&g〉, Circ-Tree first decides the shifting direction
( 1 in Figure 4a). As the new key 22 is smaller than the key at
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(a) 22 < 57, 〈22,&g〉 to be inserted to
the lower half by shifting to the left.
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(b) Shifting KV pairs that have smaller
keys than the new key, i.e., only
〈15,&f〉.
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(c) Writing 〈22,&g〉 in the proper position and
flushing the corresponding cache line before
atomically updating the base location and the
number of keys.
Fig. 4: An Example of Inserting a New KV Pair into a Circular LN by Circ-Tree
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(a) Finding the split point of LN and which
half the new KV pair will join ( 1 )
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(b) Creating new LN ( 2 ), copying KV pairs ( 3 ), linking the new LN into
LN linked list as well as setting NULLs ( 4 ), and updating node header and
parental INs ( 5 )
Fig. 5: An Example of Splitting an LN with a New KV pair by Circ-Tree
the middle position, shifting to the left incurs fewer moves
of KV pairs. As shown in Figure 4b, Circ-Tree shifts one KV
pair to the left to make room for 〈22,&g〉 ( 2 in Figure 4b).
Note that the shift of 〈15,&f〉 is inside one cache line and
does not cross a cache line boundary. Next, Circ-Tree puts
the new KV pair in the appropriate position, and flushes
the modified cache line due to moving 〈15,&f〉 and writing
〈22,&g〉 ( 3 and 4 in Figure 4c). In the eventual step, the
base location and the number of keys is atomically modified
and flushed to the NVM ( 5 in Figure 4c).
Split Circ-Tree splits an LN when the LN’s space is
consumed up upon inserting a newly-arrived KV pair. The
main steps of Circ-Tree in splitting are as follows.
1) Circ-Tree first determines the split point for the LN, i.e.,
the middle position of the LN.
2) Circ-Tree allocates a new LN. From the split point, the
greater half of KV pairs are copied into the newly-
allocated LN. If the newly-arrived KV pair falls into the
range of greater half, then we copy it alongside without
shifting any KV pairs.
3) After copying, Circ-Tree fills the new LN’s node header
accordingly and sets the sibling pointer pointing to the
right sibling of the original LN.
4) Circ-Tree alters sibling pointer pointing to the newly-
allocated LN via an atomic write. It then clears copied
KV pairs with NULLs (zeros). If the newly-arrived KV
pair falls into the range of smaller half, Circ-Tree inserts
it into the original LN.
5) Circ-Tree changes the number of keys in the original
LN’s node header via an atomic write, and starts up-
dating upper-level INs where necessary.
Figure 5 shows an example of splitting an LN by Circ-
Tree. Circ-Tree first finds the split point ( 1 in Figure 5a).
Then it allocates a new LN ( 2 in Figure 5b). We note that
any newly-allocated node for Circ-Tree is shredded with
zeros (NULLs) [30]. Then Circ-Tree starts copying half KV
pairs as well as the newly-arrived one to the new LN, sets
the base location and the number of keys as well as the the
sibling pointer pointing to the right sibling of the original
LN with two successive atomic writes, respectively ( 3 in
Figure 5b). Next, Circ-Tree alters the original LN’s sibling
pointer to point to the new LN via an 8B atomic write, and
nullifies copied KV pairs in the original LN with NULLs ( 4
in Figure 5b). In the end, Circ-Tree updates the number of
keys in the original LN’s node header with an 8B atomic
write and starts updating parental IN(s) where necessary
( 5 in Figure 5b). This strict modification order is obeyed to
sustain Circ-Tree’s crash recoverability.
5.3 Deletion
The deletion with a key needs to locate a target LN as well
as the exact position where the KV pair is in the LN. In
particular, Circ-Tree considers two cases when deleting a
KV pair from an LN.
• If the key to be deleted is the smallest or the greatest
key of the LN, its value and key are cleared to be NULL
with cache line flush and memory fence subsequently
executed.
• If the key under deletion falls inside the key range of
the LN, Circ-Tree shifts KV pairs to the left or right. The
shifting direction still depends on which direction shall
incur fewer KV shifts.
In the first case, using NULLs to nullify the KV pair at
either end of an LN helps to set boundaries that can be
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leveraged to identify valid KV pairs in recovery. As to the
second case, a removal of an in-between KV pair entails
shifting KV pairs. If the KV pair to be deleted has a greater
key than the middle KV pair, Circ-Tree shifts greater KV
pairs to the left and then sets the KV pair of the greatest
key at its original position to be NULLs. Otherwise, Circ-
Tree shifts smaller KV pairs to the right and clears the KV
pair of the smallest key at its original position using NULLs.
Eventually Circ-Tree decreases the number of valid KV pairs
by one and/or updates the base location in the node header
via an 8B atomic write.
Merge Continuous deletions dwindle the space of
nodes. A B+-tree node becomes underutilized when its
number of valid KV pairs drops below N/2. Circ-Tree con-
siders merging an underutilized node’s KV pairs with its
right sibling if both of them are under the same parental
IN and the right sibling has sufficient vacant space to
accommodate all KV pairs of the underutilized node. The
reason why Circ-Tree only merges a node with its right
sibling is for multi-threading, which will be explained later.
During a merge, KV pairs are first inserted into the right
sibling. Circ-Tree then atomically modifies the number of
KV pairs and the base location for the right sibling. Then
it resets the number of KV pairs in the underutilized node
to be zero via an atomic write. Next the node linked list
is adjusted by detaching the underutilized node. Circ-Tree
then updates upper-level INs where necessary.
In short, the procedures of merge is similar to that of split
and both of them must abide by strict modification orders
instantiated in Figure 5 to avoid crash inconsistency.
5.4 Multi-threading Access
As shown in Figure 2, each node header includes a lock to
support multi-threading accesses. Figure 6a captures two
threads aiming to insert KV pairs to the same LN. As
Thread-1 has locked the LN and is doing insertion ( 1 in
Figure 6a), Thread-2 is being blocked ( 2 in Figure 6a).
Figure 6b illustrates a more complicated scenario as the
current thread is splitting an LN that the other thread has
been waiting for ( 3 and 4 in Figure 6b). To avoid a KV
pair to be incorrectly inserted, Circ-Tree checks whether the
key under insertion is greater than the smallest one in the
LN’s right sibling. If so, the current thread releases the lock
but locks the right sibling ( 5 in Figure 6b). Otherwise, it
proceeds with the insertion.
Parental IN may need to be split with multi-threading
access. In this scenario, before releasing the LN’s lock, the
current thread locks and operates the parental IN. It may
further lock upper-level INs up to the root. If an IN is being
locked by another thread, the current thread will wait and
may need to traverse to the IN’s right sibling to proceed.
Once the thread finishes an insertion into the highest IN
where necessary, it unlocks the IN and goes down to unlock
lower-level INs and the LNs. In other words, Circ-Tree
recursively locks and unlocks an LN and its parental INs.
Circ-Tree deals with a merge under multiple threads
similarly to a split When a thread is merging KV pairs
of an underutilized LN to its right sibling, the other in-
sertion/deletion/search thread that waits for the lock of
the underutilized LN later finds the number of KV pairs
changes to be zero. Similarly, this thread will go to the right
sibling to continue. In the multi-threading environment,
the sibling pointer of an underutilized node that has been
merged is not immediately cleared if the lock in the node
header is on hold.
5.5 Recovery of Circ-Tree
The recoverability of Circ-Tree is entitled by 1) the 8B atomic
update of the base location and the number of valid keys
as well as two pointers in the node header, 2) the NULL
boundaries and non-duplicate valid values in the array of
KV pairs, and 3) strict execution orders of insertion and
deletion. The property of non-duplicate values in a B+-
tree node has been exploited [8]. However, as Circ-Tree
bidirectionally shifts KV pairs, it needs further efforts for
crash recovery. To detect the occurrence of crashes, a special
flag is installed in the root node of Circ-Tree. It is flagged up
when Circ-Tree starts and cleared in case of a normal exit. If
a crash happens, Circ-Tree will be conscious of the uncleared
flag and initiate a recovery. It traverses all tree nodes in
a bottom-up way, i.e., from LNs to INs. Circ-Tree scans
successive LNs to discover possible inconsistency scenarios.
1) The number of keys is one smaller than the non-NULL
values in the array of KV pairs. This is caused by an
incomplete insertion.
a) If there are duplicate non-NULL values, which means
the crash occurred during shifting KV pairs, Circ-Tree
will use the base location to decide how to undo the
insertion. In brief, if the value at the base location’s
logical left is non-NULL, which means shifting to the
left was being performed prior to the crash, Circ-Tree
shifts to the right from the logical leftmost KV pair
until the duplicate value is shifted back; otherwise,
Circ-Tree shifts KV pairs to the left until the duplicate
value is shifted back.
b) If no duplicate non-NULL values exist, that means
shifting KV pairs had been completed but the crash
happened before atomically updating the base loca-
tion and the number of KV pairs. Circ-Tree atomically
modifies them to bring the LN to a consistent state.
2) The number of keys is one greater than the non-NULL
values in the array of KV pairs. This is caused by an
incomplete deletion. Similarly to aforementioned cases
with an incomplete insertion, Circ-Tree uses the number
of non-NULL values, the existence of duplicate values
and the base location to fix the inconsistency.
3) Two sibling LNs contain duplicate valid values. That
means a crash has happened before the completion of
a split or merge procedure.
a) If both LNs are consistent concerning their respective
arrays and node headers, the crash must have hap-
pened 1) before the two LNs’ parental IN was up-
dated in split, since updating the LN’s node header
and parental IN is the last step in split (cf. 5 in
Figure 5 for split), and 2) before the number of KV
pairs was reset to be zero in merge. By analyzing
these two LNs and their parental IN, Circ-Tree can
proceed and complete the split or merge.
b) If the number of non-NULL KV pairs in one LN is
not the same as the number of keys in this LN’s
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(b) Multi-threading concurrent access to an LN being split
Fig. 6: An Example of Handling Multi-threading Accesses by Circ-Tree
node header, that means either setting NULLs has not
been done in splitting this LN (cf. 4 in Figure 5), or
resetting the number of keys as zero in the LN’s node
header during merge has been done. Circ-Tree fixes
such inconsistencies by removing duplicate KV pairs
from the LN’s array and updating its node header. It
might update the LN’s parental IN if the other LN is
not recorded in the parental IN during split.
After scanning LNs, Circ-Tree scans and fixes inconsis-
tent INs with similar strategies in addition to a double check
of each IN’s children nodes. Because a crash may occur at
the last step of split (resp. merge), i.e., just before 5 in
Figure 5b, the number of pointers stored in an IN can be one
less (resp. more) than the actual children nodes although no
duplicate pointers exist in the IN. Given such an IN, Circ-
Tree traverses its corresponding children in the next-level
node linked list and compares their addresses to the pointers
recorded in the IN. If one child is found to be missing
(resp. present) in the IN, Circ-Tree inserts (resp. deletes) it
within the IN. Circ-Tree does so up to the root in a bottom-
up fashion. In recovery, Circ-Tree also reinitializes all locks
in node headers to be unlocked. In addition, when using
Circ-Tree to build a KV store system, we demand that, to
insert a KV pair with concrete value, the value itself must be
persisted into NVM before inserting the key and the pointer
to the committed value into Circ-Tree. Modifying a value
is conducted in the copy-on-write way before replacing the
corresponding pointer in the Circ-Tree.
6 EVALUATION
In this section, we first evaluate Circ-Tree as a standalone
B+-tree variant by comparing to other volatile or in-NVM
B+-tree variants under single-threading and multi-threading
workloads. Then we test the efficacy of Circ-Tree when it is
used as the indexing structure in a KV store system. To do
so, we employ the prevalent YCSB [18] for benchmarking.
6.1 Evaluation Setup
Platform We have used a Dell OptiPlex 7050 in which
there is an Intel CoreTM i7-7700 CPU with 256KB/1MB/8MB
for L1/L2/L3 caches, respectively. The CPU provides
clflushopt for cache line flush. The instruction used for
memory fence is sfence. The operating system is Ubuntu
18.04.2 and the compiler version is GCC/G++ 7.3.1.
The machine has a 64GB DRAM and we use a part of it to
emulate the NVM space. NVM technologies generally have
asymmetrical write/read latencies. We keep the read latency
of NVM the same as that of DRAM, and emulate the write
latency by adding an extra delay after each clflushopt
instruction [20], [38]. Following previous works [7], [8], we
set the default write latency of NVM as 300ns.
Competitors We have used C++ to implement two
versions of Circ-Tree. One is a Circ-Tree with circular node
structure and linear search starting from the base location
of a node to the last valid KV pair (Circ-Tree ls). The other
Circ-Tree performs linear search only in a contiguous space
of a circular node. . We employ other four B+-tree variants
to compare against Circ-Tree. We implemented a standard
volatile B+-tree (Volatile std) without forcefully flushing
any data to NVM (without clflushopt or sfence but
retaining the write latency). We also implemented another
volatile B+-tree (Volatile circ), the node of which is in the
circular fashion. NV-tree and FAST+FAIR are two state-
of-the-art in-NVM B+-tree variants that represent two ap-
proaches with unsorted and sorted tree nodes, respectively.
FAST+FAIR has open-source code1 while we implemented
NV-tree in line with its original literature [9]. All implemen-
tations have been compiled with -O3 option.
We used 512B, 1KB, 2KB, and 4KB for the node sizes.
We note that the node size refers to the size of the array of
KV pairs. For a fair comparison, in any node of each tree,
we made the array of KV pairs cache line-aligned and also
separated the node header into an individual cache line.
For end-to-end comparison, we built four KV store
prototypes with Circ-Tree, Circ-Tree ls, NV-tree, and
FAST+FAIR, respectively. These KV store systems include
interfaces to receive and handle access requests issued by
YCSB. The key from a YCSB workload is a string with a
prefix (‘user’) and a number. We removed the prefix and
used an unsigned 8B integer to treat the number as a key.
The default value of YCSB has ten fields with 100B per
field, so we made a two-dimensional (2D) array for each
value. The first dimension holds pointers to ten fields. To
add a new key-value, the actual value must be committed
and flushed to NVM before inserting its KV pair in an
indexing tree. To update one field of a value, we used copy-
on-write to first write the field elsewhere and change the
field’s pointer in the value’s 2D array.
Workloads To evaluate standalone B+-tree variants,
we followed the widely-used uniform distribution [6], [8],
[9], [16] to generate one million, ten million, and 100 million
unsigned 64-bit keys that do not exhibit access skewness.
1. Available at https://github.com/DICL/FAST FAIR.
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(d) Average latency (search, µs)
Fig. 7: A Comparison of Six Trees on Inserting and Searching 1 Million Keys
Each key was inserted with an 8B pointer as a value into a
tree. We used the SessionStore (numbered as ‘workloada’)
workload with YCSB. It first inserts a predefined number
of KV pairs and then follows a search/update ratio of
50%/50% over keys selected in accordance with a Zipf
distribution. The number of inserted KV pairs in our experi-
ment is 1 million per client thread while the total number of
search and update requests is also 1 million (0.5/0.5 million)
per client thread. In addition, deletion is just a reverse opera-
tion of insertion for B+-tree by shifting KV pairs in opposite
directions, so the difference among deletion performances
of trees is similar to that of insertion performances. Due to
the space limitation, we focus on showing the performances
of insertion and search.
Metrics We use the average latency per inser-
tion/search as the main metric to measure performance.
A shorter average latency means a higher performance.
However, using arithmetic mean to calculate average la-
tency is inaccurate due to its biases to very short or very
long latencies [39]. For a standard B+-tree, inserting a new
greatest key into a node takes significantly shorter time
than inserting a key that incurs splits up to the root. As
a result, we have chosen the geometric mean to calculate
the average latency [39], [40]. For end-to-end comparison,
YCSB reports a series of latencies from which we choose
the 99th percentile latency to rule out the impact of very
short or very long operations. It means that 99% of overall
write/read requests can be completed below such a latency.
In addition, each number of the results presented in follow-
ing subsections is the average value in geometric mean by
running the respective experiment for five times.
6.2 Performance Comparisons on Insertion and Search
Figure 7a captures the average latencies of six trees on
inserting one million keys with four node sizes. From Fig-
ure 7a, we first observe that Circ-Tree substantially outper-
forms NV-tree and FAST+FAIR with much shorter latencies.
For example, with 4KB node, the average latencies of NV-
tree and FAST+FAIR are 1.6× and 8.6× that of Circ-Tree.
We have recorded the number of clflushopt executed by
NV-tree, FAST+FAIR, Circ-Tree ls, and CIRC-Tree to flush
data to NVM and the overall amount of flushed data.
These two numbers help to explain the reason for Circ-
Tree to yield much higher write performance. As indicated
by Figure 7b and Figure 7c, Circ-Tree incurred the fewest
clflushopt and flushed the least amount of data. With
4KB node size, the numbers of executed clflushopt of
NV-tree and FAST+FAIR are 1.6× and 13.3× that of Circ-
Tree, respectively, while the amount of data flushed by
NV-tree and FAST+FAIR are 1.7× and 37.8× that of Circ-
Tree, respectively. The substantial reductions of executed
clflushopt and flushed data in turn justify the reduction
of write amplifications achieved by Circ-Tree.
Let us first make a comparative analysis between Circ-
Tree and FAST+FAIR. FAST+FAIR keeps keys sorted in a
linear node structure and shifts KV pairs in a unidirectional
way. Circ-Tree employs a circular node and bidirectionally
shifts KV pairs. In practice, the impact of linear structure
and unidirectional shifting is cascading and profound. Let
us consider a special case in which we continue to insert
a new smallest key to a 4KB linear node until the node
is full. A 4KB node can hold at most 256 KV pairs. From
inserting the second KV pair, all existing KV pairs must be
shifted. Therefore, in all, (0 + 1 + 2 + · · · + 255) = 32, 640
KV pairs have to be shifted. Nonetheless, for a circular
node, no shift is required for any insertion. Concretely, Circ-
Tree surely conducts much fewer memory writes to NVM
than FAST+FAIR and in turn significantly reduces write
amplifications.
The reason why Circ-Tree outperforms NV-tree is multi-
fold. First, although NV-tree uses the append-only fashion
to avoid shifting KV pairs, the way it splits an LN is time-
consuming. This is because it must first scan all unsorted
KV pairs to separate smaller half from greater half, and
then copy and flush them into two newly-allocated LNs.
Secondly, NV-tree needs a flag for each KV pair to label the
validity of the KV pair, which decreases space utilization
of an LN and holds fewer KV pairs than FAST+FAIR and
Circ-Tree. Hence, given the same insertion workload, more
splits are expected for NV-tree. These explain why NV-tree
flushed more data than FAST+FAIR and Circ-Tree. Thirdly,
the design of NV-tree demands that it has to stall and
rebuild INs even though only one IN becomes full. This is
because NV-tree organizes all INs in a contiguous memory
space which cannot be adjusted except a rebuilding [9].
Finally, every insertion for NV-tree has to traverse all KV
pairs stored in an unsorted node to find out whether a
previous valid version exists.
From Figure 7a, we also observe that the performance
gap between FAST+FAIR and Circ-Tree becomes wider with
a larger node size. From 512B to 4KB, the average latency of
FAST+FAIR is 1.7×, 2.7×, 4.8×, and 8.6× that of Circ-Tree,
respectively. A smaller node holds fewer KV pairs. Hence,
the performance gain brought by bidirectional shifting de-
creases. However, given the same amount of data stored,
a smaller node size entails much more INs for indexing.
For instance, assume that there are 220 ≈ 1 million keys
that are already ordered, so they can be densely stored in
IEEE TRANASCTIONS ON XXXXXX 9









	
 	
 	

 
 
 
 	
 
 
 
 	
 
 

		 !	"
!#$ !# !%
&'()&*+ ,%# ,%
(a) Average latency (insert, µs)







	
 	


	


	


 
 
 
 
 
 
 
 
 
 
	


 !"!#$ 
 !"!#" 	
%
&'(&) *"%#! *"%
(b) Average latency (insert, µs)
Fig. 8: A Comparison of Six Trees on (a) Inserting 1/10/100
Million KV Pairs, and (b) Three NVM Types
B+-tree nodes. Given 512B node that holds at most 32 KV
pairs, the height of a B+-tree is four with one, 32, and 1024
INs at three upper levels, respectively. These INs take about
(1 + 32 + 1024)× 512 ≈ 529KB NVM space. As to the 4KB
node that holds a maximum of 256 KV pairs, the height of
B+-tree is three with one and 16 INs at two upper levels,
respectively. These INs cost (1 + 17) × 4096 =68KB NVM
space. Therefore, 512B node demands 52968 ≈ 7.8× NVM
space for INs compared to 4KB node. Besides, more INs
demand extensive memory allocations and links of nodes
into a tree. We note that INs are only for indexing and can
be always reconstructed from LNs [9]. As a result, Circ-Tree
prefers a larger node size.
The third observation illustrated by Figure 7a is that the
performance of Circ-Tree remains consistent with variable
node sizes. Circ-Tree shifts KV pairs bidirectionally and is
hence not affected by the node size. Because of the slow
write speed of NVM, the average latency of Circ-Tree is
comparable to that of Volatile Circ. Both Volatile std and
FAST+FAIR unidirectionally shift KV pairs to keep keys
sorted, so a larger node size necessitates more KV pairs to
be shifted. Hence, their average latencies rise up with larger
node sizes.
The fourth observation with Figure 7a is that the average
latency for insertion of Circ-Tree ls is similar to that of Circ-
Tree. The reason is that the two only differ in searching but
shifting and writing KV pairs to NVM is the dominant factor
affecting the insertion performance.
Figure 7d captures the average latency of six trees in
searching for one million inserted KV pairs with four node
sizes. Owing to unsorted KV pairs in LNs, NV-tree yields
the worst search performance. The average latency of Circ-
Tree is shorter than Volatile circ and Circ-Tree ls because
the former only searches in a contiguous memory space and
avoids jumping between disjointed cache lines.
Moreover, with smaller node sizes, Circ-Tree is slower
than Volatile std and FAST+FAIR. A smaller node size helps
them to maintain cache efficiency by prefetching. However,
searching a smaller node or a part of it by Circ-Tree does not
differ much. This explains with 512B node, even the average
latency of NV-tree is close to that of Circ-Tree. Circ-Tree calls
conditional branches to speculate about whether KV pairs
are contiguous and which segment it should search. The cost
of such branches offsets the gain introduced by searching a
contiguous part of a node. However, with a larger node size,
e.g., 4KB, the average latency for search of Circ-Tree is 7.1%
shorter than that of Volatile std and FAST+FAIR.
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Fig. 9: A Comparison of Six Trees with Multi-threading
6.3 Impact of Workload and NVM
We also tested inserting ten million and 100 millions keys
in uniform distributions with 2KB node. Figure 8a captures
the average latencies for six trees. Circ-Tree still achieved the
highest performance with heavier workloads. Nonetheless,
all trees have longer average latency when the workload
increases. For example, from ten million to 100 million, the
average latencies of FAST+FAIR and Circ-Tree increase by
6.5% and 29.5%, respectively. With increasing number of
keys stored in a B+-tree variant, inserting new keys to the
tree becomes more time-consuming. The reason for such
increased overhead is twofold. First, more keys lead to the
increase of the height of a B+-tree variant. Thus, the traversal
time from the tree root to a target LN turns to be longer,
because 1) more cache misses occur due to more nodes
to be loaded and searched, and 2) more comparisons are
performed to locate the appropriate node at the next levels.
Secondly, splits that spread to upper levels may involve
more INs.
We used 300ns as the default write latency for NVM
in experiments. Researchers have used NVDIMM with the
same write speed as DRAM [9], [13], and NVM with 200ns
and 600ns write latencies [6], [13], [20]. We also considered
these three configurations in enumlating NVM and did
experiments of inserting one million keys with 2KB node.
Figure 8b shows the average latencies of six trees with four
NVM types. With slower NVM, the cost of writing data
to NVM is higher, so the write amplifications caused by
shifting KV pairs are more significant. This explains why the
performance gaps between Circ-Tree and FAST+FAIR are
2.5×, 3.9×, 4.8×, and 5.5× with increasing write latencies.
6.4 Multi-threading Performance
We have performed multi-threading tests to evaluate the
performance of Circ-Tree. We varied the number of threads
to be 1, 2, 4, and 8. We generated eight sets, each of which
has one million keys in the uniform distribution. There are
no duplicate keys across these sets. Each thread inserted and
searched with a set. We used 2KB as the node size for every
tree. Figure 9 shows the average latencies for insertion and
search with varying the number of threads for six trees. Circ-
Tree and Circ-Tree ls still significantly outperform NV-tree
and FAST+FAIR even in the presence of multiple threads.
For example, with eight threads, the average latencies for
insertion of NV-tree and FAST+FAIR are 2.9× and 3.2× that
of Circ-Tree, respectively.
With more threads, B+-tree variants require more time to
handle concurrent insertion requests. One reason is similar
to the one mentioned for inserting 1/10/100 million keys,
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Fig. 11: A Comparison of Four KV Stores (4KB Node) on SessionStore Worload of YCSB
as more threads gradually make more KV pairs inserted.
Moreover, when more threads concurrently insert KV pairs,
the lock period due to operating with the same nodes
becomes longer. Trees that are more efficient in the context
of single-threading insertion, suffer more from a longer lock
period (i.e. the duration a tree node might be locked for
insertion or search). For instance, the average latencies for
insertion of FAST+FAIR and Circ-Tree increased by 6.0%
and 19.5%, respectively, when the number of operating
threads increases from four to eight. Since Circ-Tree lever-
ages bidirectional shifting to reduce write amplifications, the
insertion performance of Circ-Tree is impaired more by the
longer lock period. For NV-tree, however, its average latency
almost doubled when the number of operating threads was
increased from four to eight. Specifically, when more threads
are inserting KV pairs, INs of NV-tree are more likely to
become full. A full IN entails a rebuilding of all INs, which
blocks all insertion threads. With more threads inserting
data, NV-tree stalls more.
As shown in Figure 9b, more threads also lead to longer
average latencies for search as they contend to access the
same nodes. Though, both FAST+FAIR and Circ-Tree suffer
from the longer lock period with more threads, so the per-
formance gap between them decreases from 11.6% to 5.9%
with four and eight threads, respectively. In addition, more
threads also confirm the capability of Circ-Tree’s search in a
contiguous space. A comparison between Circ-Tree ls and
Circ-Tree with 8 threads shows that, the average latency for
search of Circ-Tree is 36.1% shorter than that of Circ-Tree ls.
6.5 Recovery Time
We emulated inconsistency scenarios because the NVM
used in evaluation was based on volatile DRAM. We first
inserted 1/10/100 million keys. Then we orderly saved all
INs and LNs into a text file. When saving nodes into the
file, we randomly selected some nodes and either decreased
the number of keys by one or shifted KV pairs to generate
duplicate non-NULL values. Next we reconstructed the tree
by allocating, filling, and linking nodes. In the final step,
TABLE 1: The Recovery Time of Circ-Tree (unit: ms)
Number of KV Node Size
Pairs Stored 512B 1KB 2KB 4KB
1 Million 14.9 8.8 5.1 3.1
10 Million 154.1 91.2 54.0 34.4
100 Million 1,772.9 1,026.8 581.2 352.7
we called the recovery procedure. For each number of keys
(1/10/100 million), we repeated the recovery test for five
times, and all inconsistency issues were found and fixed.
Table 1 shows the average recovery time calculated in geo-
metric mean. With a smaller node size, the recovery spent
more time because much more INs were processed. With
the 4KB node, the recovery time of Circ-Tree for 100 million
KV pairs is just 352.7ms (0.35 second) with NVM having the
same read latency as DRAM. We believe this recovery time
is acceptable in practice.
6.6 End-to-End Comparison with YCSB
We built four KV stores using NV-tree, FAST+FAIR, Circ-
Tree ls, and Circ-Tree for indexing. We configured the num-
ber of client threads to be 1, 2, 4, and 8, and tested with
two node sizes, i.e., 2KB and 4KB by loading and running
SessionStore workload of YCSB. Figure 10 and 11 capture
the 99th percentile latency with two node sizes, respectively.
As to the 99th percentile latencies shown in Figure 10a
and Figure 11a for inserting with varied client threads,
the differences among B+-tree variants are not as signif-
icant as those with standalone B+-trees. The reason is
that, committing 1000B value to NVM per insertion costs
much longer time than inserting a KV pair of 8B/8B into
an indexing tree and the former dominates the insertion
latency. Nevertheless, Circ-Tree still yields higher perfor-
mance than NV-tree and FAST+FAIR. With 2KB node, Circ-
Tree achieved 29.3% and 25.4% shorter latency than NV-tree
and FAST+FAIR, respectively, with two threads. With 4KB
node, Circ-Tree achieved 23.7% and 47.4% shorter 99th per-
centile latency than NV-tree and FAST+FAIR, respectively,
with eight threads.
A comparison between Figure 10a and Figure 11a also
indicates that, with a larger node, 1) the latency of NV-tree
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decreases, 2) the latency of FAST+FAIR increases, and 3)
the latencies of Circ-Tree ls and Circ-Tree remain consistent.
Such an observation matches the observation we obtain with
standalone B+-tree variants with larger nodes. In the mean-
time, the impact of more threads is not as much as what
we have seen with Figure 9a, because the long duration
of committing 1000B value per insertion overtakes the time
incurred by contentions due to multi-threading.
Figure 10b and Figure 10c (resp. Figure 11b and Fig-
ure 11c) capture the 99th percentile latencies for search-
ing and updating, respectively, with 2KB node (resp. with
4KB node). Search and update are both searching a B+-
tree variant with additional read and write operations with
NVM, respectively. We can obtain three observations from
these four diagrams. First, in-NVM B+-tree variants yield
comparable performances except NV-tree handling search
requests issued from eight threads. Secondly, as reading
1000B is less heavyweight than writing 100B to NVM, the
latencies in Figure 10b (resp. Figure 11b) are longer than
those in Figure 10c (resp. Figure 11c). Thirdly, comparing
these diagrams to Figure 9b (i.e., searching standalone B+-
tree variants with multi-threading workload), the additional
costs of reading and writing data with NVM have mini-
mized the performance differences among trees.
The preceding results with YCSB confirm the practical
usability of Circ-Tree in real-world applications.
7 CONCLUSION
In this paper, we consider a fundamental change in the
design of B+-tree, i.e. to logically view its linear node
structure in a circular fashion. We have built Circ-Tree with
the concept of circular node structure and evaluated it with
extensive experiments. Evaluation results show that Circ-
Tree significantly outperforms state-of-the-art NV-tree and
FAST+FAIR by up to 1.6× and 8.6×, respectively. An end-to-
end comparison with YCSB workload onto KV store systems
based on Circ-Tree, NV-tree, and FAST+FAIR shows that the
write latency of Circ-Tree is up to 29.3% and 47.4% shorter
than that of NV-tree and FAST+FAIR, respectively.
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